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Abstract—Precoders have been shown to facilitate iterative
decoding convergence towards the Maximum Likelihood (ML)
performance in serially concatenated schemes. In this letter,
we propose a novel block-based precoder as an alternative to
classic convolutional precoders. Furthermore, we demonstrate
that the proposed block-based precoder facilitates operation at
signiﬁcantly reduced channel Signal to Noise Ratios (SNRs) in
practical schemes, having limited latencies, as well as limited
implementational and computational decoding complexities.
Index Terms—Error correction coding, block codes, convolu-
tional codes, trellis codes, information rates.
I. INTRODUCTION
E
XTRINSIC Information Transfer (EXIT) chart [1] anal-
ysis has revealed the conditions that must be satisﬁed
for serially concatenated codes to facilitate iterative decoding
convergence towards the Maximum Likelihood (ML) perfor-
mance, when the channel’s Signal to Noise Ratio (SNR) is
sufﬁciently high. More speciﬁcally, the exchange of extrinsic
Logarithmic Likelihood Ratios (LLRs)1 must take place be-
tween at least two decoders having EXIT functions that reach
the (1;1) point in the top right-hand corner of the EXIT chart.
Satisfactory decoders are those that (a) generate extrinsic LLRs
pertaining to a sequence of bits having legitimate permutations
that are separated by Hamming distances of at least two and
(b) do so by exploiting this fact [2]. Furthermore, recursive
codes are satisfactory, provided they are not employed as
outer codes [3]. However, these conditions are typically not
satisﬁed by inner codes such as demodulators, despreaders
and detectors. When these are serially concatenated with
an outer code having an EXIT function that does reach
the (1;1) point, a recursive convolutional precoder [4] can
be introduced between the two concatenated codes in order
to facilitate iterative decoding convergence towards the ML
performance. However, convolutional precoders operate on the
basis of memory-demanding trellises, which decode the entire
bit sequence at once and impose a high implementational
complexity.
In this letter, we propose an alternative precoder that is
block-based rather than convolutional. Since each precoded
block can be decoded independently, our approach facilitates a
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1Note that owing to the sub-optimality of iterative decoders, the extrinsic
information typically does not convey ratios of true likelihoods. Despite this,
we adopt the term ‘LLR’ due to its ubiquitous usage in this context.
more efﬁcient implementation, which can beneﬁt from parallel
processing, pipelining and a reduced memory requirement.
Furthermore, we will demonstrate that our precoder has a
signiﬁcantly lower decoding complexity than even the simplest
of convolutional precoders, enabling it to outperform this
benchmarker, when the affordable latency and computational
complexity are limited.
II. THE ALGORITHM
In the transmitter of Figure 1, the proposed block-based
precoder encodes the bit sequence c provided by the outer
interleaver o in order to generate an input sequence e for
the inner interleaver i, similarly to a convolutional precoder.
This is achieved using the repetition and check encoder, which
generates the Nd-bit sequence d of Figure 1 by ﬁrst decom-
posing the Nc-bit sequence c into (Nd   1)=2 equal-length
sub-sequences fcjg
(Nd 1)=2
j=1 , where Nd is odd. The bits of
d = fdig
Nd
i=1 having an index i 2 f1;3;5;:::;Nd 4;Nd 2g
are obtained as the modulo-2 sum of (a) the preceeding bit
di 1 and (b) the bits in the sub-sequence c(i+1)=2, where
we employ d0 = 0. Meanwhile, the bits having an index
i 2 f2;4;6;:::;Nd   3;Nd   1;Ndg are set equal to the
preceeding bit di 1. As indicated by the crossed block in
Figure 1, the bit sequence e is obtained by multiplexing the
bits of c and d in the order [dNd 1; dNd; c1; d1; d2; c2;
d3; d4; c3; d5; d6; :::; c(Nd 1)=2; dNd 2], as exempliﬁed for
Nd = 9 in Figure 2. The resultant coding rate is given by
Rrc = Nc=(Nc + Nd).
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Fig. 1. Block-based precoder schematic.
In the receiver, the four decoders of Figure 1 iteratively
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Fig. 2. Block-based precoder graph. Braces indicate for which bits each
decoder can generate extrinsic LLRs.
~ ee, which pertain to the bits of e. The decoders are aided by the
a priori LLR sequences ~ ea, which are obtained by summing
the extrinsic LLRs provided by the other decoders, as shown
in Figure 1. The repetition decoder of Figure 1 generates the
extrinsic LLRs ~ de pertaining to the blocks of bits from d that
have identical binary values, as indicated by the boxed equal
signs in Figure 2. This decoder exploits the fact that, since
each block comprises at least two identical bits, their legitimate
permutations are separated by Hamming distances of at least
two. As a result, the repetition decoder has an EXIT function
that reaches the (1;1) point of the EXIT chart, as described in
Section I. The repetition decoder generates the extrinsic LLR
pertaining to each bit in a particular block of d as the sum of
the a priori LLRs in ~ da that pertain to the other bits in the
block. Since most blocks contain only two bits, the repetition
decoder has a negligible computational complexity.
Similarly, the check decoder of Figure 1 employs the
forward-backward algorithm [5] to generate the extrinsic LLRs
~ ee
c pertaining to the blocks of bits in e that are indicated by
the boxed plus signs in Figure 2. Owing to the modulo-2
sums employed in the repetition and check encoder, these
blocks have even Hamming weights and, hence, legitimate
permutations that are separated by Hamming distances of at
least two. Since this fact is exploited by the check decoder,
its EXIT function also reaches the (1;1) point of the EXIT
chart, like that of the repetition decoder. Note that, since the
forward-backward algorithm does not consider multiple states,
the check decoder typically invokes approximately 50% fewer
Add, Compare and Select (ACS) operations than even the
simplest of convolutional precoders, which employs two states
[4].
Observe in Figure 2 that the combination of the outer and
repetition decoders can generate an extrinsic LLR pertaining
to every bit in the sequence e. By applying some simple
constraints [2], the outer decoder can be designed to have an
EXIT function that reaches the (1;1) point, like the repetition
decoder. In this case, the combination of these decoders will
have a composite EXIT function that also reaches the (1;1)
point. Similarly, the check decoder can generate an extrinsic
LLR pertaining to every bit in the sequence e and has an
EXIT function that reaches the (1;1) point. Therefore, each
extrinsic LLR is exchanged between two decoders having
EXIT functions that reach the (1;1) point, even in the case
where the inner code’s EXIT function does not reach the (1;1)
point. As described in Section I, the proposed block-based
precoder therefore facilitates iterative decoding convergence
towards the ML error ratio performance, as we shall show in
Section III.
III. RESULTS
The performance of the scheme shown in Figure 1 was
compared to that of two benchmarkers. In the ﬁrst one,
the block-based precoder was replaced by a convolutional
precoder, while in the second, the bit sequence e was provided
directly by c, without precoding. In all schemes, the source
sequence a comprised 16-ary source symbols, having values
that occur with unequal probabilities, resulting in an entropy
of E = 3:77 bits/symbol. This motivates the use of an
outer Fixed Length Code (FLC), in order to provide joint
source and channel coding. Furthermore, in all schemes, the
inner code was provided by set partitioned Mi = 16-ary
Quadrature Amplitude Modulation (16QAM), which has an
EXIT function that does not reach the (1;1) point of the
EXIT chart. In the proposed ‘block-based precoder’ scheme,
a coding rate of Rrc = Nc=(Nc + Nd) = 5=6 was em-
ployed for the block-based precoder, while the outer FLC
code employed Lo = 5-bit codewords, giving a rate of
Ro = E=Lo = 0:754. By contrast, a two-state convolutional
precoder having a coding rate of Rp = 1 was employed in
the ‘convolutional precoder’ scheme. In order to maintain a
throughput of  = RoRrc log2(Mi) = 2:51 bits per channel
use and to facilitate fair comparisons, a more error resilient
Lo = 6-bit FLC having a coding rate of Ro = 0:628 was
employed in both the ‘convolutional precoder’ and the ‘no
precoder’ schemes. Note that both the Lo = 5- and Lo = 6-
bit FLCs employed codewords that are separated by Hamming
distances of at least two, resulting in FLC EXIT functions that
reach the (1;1) point.
We simulated the ‘block-based precoder’, ‘convolutional
precoder’ and ‘no precoder’ schemes using uniform inter-
leavers for transmission over an uncorrelated narrowband
Rayleigh fading channel having a range of Eb=N0 values.
We elected to consider the transmission of Na = 100-
symbol source sequences, since this facilitates the low latency
that is required by the challenging low-delay audio, speech
and wireless sensor network scenarios. Since the affordable
decoding complexity is typically limited in these scenarios,
we considered the Symbol Error Ratio (SER) performance
that can be achieved without exceeding the complexity limits
of 2  105, 4  105, 8  105 and 16  105 ACS operations
per Na = 100-symbol source sequence. In the ‘block-based
precoder’ scheme, these complexity limits were respectively
found to facilitate 3, 5, 10 and 20 iterations of the decoder
activation sequence finner, outer, repetition, checkg. Simi-
larly, 2, 4, 7 and 15 iterations of the decoder activation
sequence finner, precoder, outer, precoderg were facilitated
in the ‘convolutional precoder’ scheme, respectively. Finally,
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iterations of the decoder activation sequence finner, outerg in
the ‘no precoder’ scheme. Our SER performance results are
plotted in Figure 3.
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Fig. 3. SER performance of the ‘block-based precoder’, ‘convolutional
precoder’ and ‘no precoder’ schemes, for various decoding complexity limits.
Figure 3 shows that, unlike the ‘no precoder’ scheme, the
‘block-based precoder’ and ‘convolutional precoder’ schemes
exhibit moderate ‘turbo cliffs’ and ‘error ﬂoors’. This demon-
strates that, in the scenario considered, precoding is necessary
in order to approach the ML SER performance, as described
in Section I. As shown in Figure 3, the proposed ‘block-based
precoder’ scheme offers lower SERs than the ‘convolutional
precoder’ scheme in almost all cases considered. In fact, the
‘convolutional precoder’ scheme is only preferable, when the
Eb=N0 value is within a limited range below 13 dB and when a
high decoding complexity in excess of 8105 ACS operations
per Na = 100-symbol frame can be afforded. Furthermore,
Figure 3 shows that at these high decoding complexities, the it-
eration gain is limited by a law of diminishing returns. Indeed,
we found that none of the schemes considered could offer any
substantial iteration gains, when the decoding complexity limit
exceeded 16  105 ACS operations per Na = 100-symbol
frame. Since it is often preferable to curtail iterations before
the law of diminishing returns limits the iteration gain, we
consider the proposed ‘block-based precoder’ scheme to be
the most desirable arrangement in practical applications.
IV. CONCLUSIONS
In this letter, we have proposed a novel block-based pre-
coder, which has a lower implementational complexity than
traditional convolutional precoders. More speciﬁcally, our
block-based precoder facilitates pipelined and parallel pro-
cessing, since its precoded blocks can be decoded separately.
By contrast, convolutional precoders require high-memory
trellises, which decode the entire bit sequence at once. Fur-
thermore, we have shown that our block-based precoder also
has a lower computational complexity per decoding iteration
than even the simplest convolutional precoder. Therefore in
practical scenarios, where the affordable latency and decoding
complexity are limited, the block-based precoder facilitates
more decoding iterations and therefore operation at lower
Eb=N0 values. Indeed, Figure 3 shows that our ‘block-based
precoder’ scheme achieves an SER of 10 3 at a 3.5 dB lower
Eb=N0 value than that required by the ‘convolutional precoder’
scheme, when the affordable decoding complexity is 2  105
ACS operations per Na = 100-symbol frame. Similarly, a
gain of 1.4 dB was offered, when a decoding complexity of
4  105 ACS operations per Na = 100-symbol frame was
deemed affordable.
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